

**ML7005** 

**DTMF Transceiver** 

#### GENERAL DESCRIPTION

The ML7005 is a multi-functional DTMF transceiver LSI with built-in a DTMF signal generator, a DTMF signal receiver, a call progress tone generator, a call progress tone detector, and a FAX (FX) signal detector.

Each functional block can be controlled by an external MCU via a 4-bit processor interface. The ML7005 does not contains a modem.

However, the DTMF system data transmission is possible at less than 66 bps by setting the DTMF receiver to the high-speed detection mode.

The ML7005 operates with low-power consumption and is suitable for remote control systems, especially for ACR (Automatic Cost Routing) controllers.

#### **FEATURES**

- Wide range of power supply voltage: +2.7 V to +5.5 V
- Low power consumption


Operating mode: 4.0 mA (VDD = 3 V) Typ. Operating mode: 5.0 mA (VDD = 5 V) Typ.

Power down mode: 1 mA Typ.


- The 4-bit processor interface supports both the Intel processor mode in which a read signal and a write signal are used independently of each other, and the Motorola processor mode in which a read signal and a write signal are used in common.
- The DTMF receiver can select either the high-speed detection mode (signal repeat time: more than 60 ms) or the normal detection mode (signal repeat time: more than 90 ms).
- Built-in call progress tone generator
- Built-in FAX signal (FX: 1300 Hz) detector
- The DTMF signal generator, DTMF signal detector, call progress tone generator, and call progress tone detector can operate concurrently.
- Built-in 3.579545 MHz crystal oscillator circuit
- Package :

32-pin plastic SSOP (SSOP32-P-430-1.00-K) (Product name: ML7005MB)

### **BLOCK DIAGRAM**



# **PIN CONFIGURATION (TOP VIEW)**



32-Pin Plastic SSOP

# **PIN DESCRIPTION**

Symbol	Pin	Туре	Description
			Output pin for DTMF signal receiver input amplifier.
DTRIO	1	OUT	See the figure 8 for adjusting the receive signal level. See the figure 10 when
			the DTMF signal receiver is not used.
DTRIM	2	IN	Inverting input pin for DTMF signal receiver input amplifier.
DTRIP	3	IN	Non-inverting input pin for DTMF signal receiver input amplifier.
			Output pin for signal ground.
SG	4	OUT	The output voltage is half of VDD.
	•		Connect SG and GND by a 1 µF capacitor.
			This pin goes to a high impedance state when in power down mode.
			Output pin for amplifier used for adjusting the transmit output level of CPT
			(Call Progress Tone) signal generator.  The non-inverting input of this amplifier is internally connected to SG.
CPAO	5	OUT	See the figure 11 for adjusting the transmit signal level.
			When this amplifier is not used, the CPAO pin should be shorted to the
			CPAI pin.
CPAI	6	IN	Inverting input pin for amplifier used to adjust the transmit level of the CPT
CPAI	0	IIN	signal generator.
			Analog output pin for CPT signal generator.
			The tone amplitude is approximately -3 dBm.
CPTGO	7	OUT	The transmit signal level can be changed by using the CPAO and CPAI pins.
			See the figure 11 for adjusting the transmit signal level.
			Control the ON/OFF of CPT transmission by using CPGC of the control register.
-			Input pin for selecting the processor mode.
			This selection determines the functions of READB, CSB, ALE, WRB, D1
			and D0 pins.
PTYPE	8	IN	When this pin is "1", the Intel processor mode is selected.
			When this pin is "0", the Motorola processor mode (MSM7524-compatible)
			is selected.
			This pin should be fixed at "0" or "1".
VDD	9	_	Power supply pin.
			Input pin for controlling the power down mode.
			When this pin is set to "1", the entire LSI enters the power down mode and
			each functional operation stops.  The DC level of the analog output pin becomes undefined.
			The digital output pins (FXD0, CPD0) and status register indicate a
			non-detection state.
PD	10	IN	At that time, the control register CR and DTMF transmit register DTMFT
			are cleared. ("0" is written)
			The internal circuits (timer, etc. for each detector) also are reset.
			After turning on the power, set this pin to "1" to reset the LSI before using
			this LSI.
			When this pin is set to "0", the normal operation starts.
X1	11	IN	X1 and X2 are connected to a 3.579545 MHz crystal.
X2	12	OUT	See "Oscillation Circuit" of the FUNCTIONAL DESCRIPTION for
			reference.  3.579545 MHz clock output pin.
CLKO	13	OUT	This pin can drive one ML7005 device.
		1	This pin can drive one ivid/003 device.

Symbol	Pin	Type	Description
READB	14	IN	Input pin for processor interface.  When PTYPE is "1" (Intel processor mode):  This pin is the read control input pin.  When this pin is set to "0", data in the specified register is output to the bus lines (D3 to D0).  At that time, CSB must be "0".  See the figure 4 for processor interface timing.  When PTYPE is "0" (Motorola processor mode):  This pin is the clock input pin (equivalent to SCLK of the MSM7524).  When in Write mode, data in D3 to D0 is written to the specified register at the falling edge of the READB signal.  When in Read mode, data in the specified register is output to D3 to D0 when the READB signal is "1", and D3 to D0 is opened when the READB signal is "0".  The READB signal is not necessarily a periodical signal.  See the figure 5 for processor interface timing.
CSB	15	IN	Chip select input pin for processor interface.  When the CSB signal is "0", read and write operations are possible.  When the CSB signal is "1", read and write operations are impossible.
ALE	16	IN	Input pin for processor interface.  When PTYPE is "1" (Intel processor mode):  This pin is the address latch enable input pin.  The register address data in D1 to D0 is latched at the falling edge of ALE.  When PTYPE is "0" (Motorola processor mode):  This pin is the address data input pin (equivalent to AD0 of the MSM7524).  When this pin is "1", data can be written to the control register (CR) and data can be read from the status register (STR).  When this pin is "0", data can be written to the DTMF transmit register (DTMFT) and data can be read from the DTMF receive register (DTMFR).
WRB	17	IN	Input pin for processor interface.  When PTYPE is "1" (Intel processor mode):  This pin is the Write control input.  Data in the data bus lines (D3 to D0) is written to the specified register.  At that time, CSB must be "0".  When PTYPE is "0" (Motorola processor mode):  This is the signal input pin for controlling the Read and Write modes (equivalent to R/W of the MSM7524).  When this pin is "1", the LSI enters the Read mode.  When this pin is "0", the LSI enters the Write mode.
D3 to D0	18 to 21	I/O	4-bit data bus I/O pins for processor interface. When PTYPE is "1" (Intel processor mode), D1 and D0 are also used for addressing.

Symbol	Pin	Type	Description
CPDO	22	OUT	Digital output pin for CPT detector.  When a 400 Hz signal is input to the CPDIP and CPDIM pins, this pin is "1".  When the DOEN register is "0", this pin is fixed at "0".
GND	23	_	Ground pin.
DTGO	24	OUT	Analog output pin for DTMF signal generator.  The tone amplitude is approximately -9.0 dBm for a low group and approximately -7.0 dBm for a high group.  The transmit signal level can be changed by using the DTAI and DTAO pins.  See the figure 11 for adjusting the transmit signal level.  Control the ON/OFF of signal transmission by using MFC of the control register.
DTAI	25	IN	Inverting input pin for operational amplifier used for adjusting the transmit output level of the DTMF signal generator.  The non-inverting input of this amplifier is internally connected to SG.  See the figure 11 for adjusting the transmit signal level.  When this amplifier is not used, the DTAO pin should be shorted to the DTAI pin.
DTAO	26	OUT	Output pin for operational amplifier used for adjusting the transmit output level of the DTMF signal generator.
FXDO	27	OUT	Digital output pin for FAX signal (FX) detector.  When a 1300 Hz signal is input to the FXDIM, this pin is "1".  When a call progress tone (CPT) is received (CPD0="1"), this pin is forced to be "0".  When the DOEN register is "0", this pin is fixed at "0".
FXDIM	28	IN	Inverting input pin for input amplifier used for detecting the FAX signal (FX).  See the figure 9 for adjusting the receive signal level.  When the FX detector is not used, the FXDIM pin should be shorted to the FXDIO pin.
FXDIO	29	OUT	Output pin for input amplifier used for detecting the FAX signal (FX).
CPDIP	30	IN	Non-inverting input pin for input amplifier used for detecting the CPT. See the figure 8 for adjusting the receive signal level.  When the CPT detector is not used, see the figure 10.
CPDIM	31	IN	Inverting input pin for input amplifier used for detecting the CPT.
CPDIO	32	OUT	Output pin for input amplifier used for detecting the CPT.

# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	$V_{DD}$	Ta = 25°C With respect to GND	-0.3 to +7	V
Input Voltage	Vı	with respect to GND	-0.3 to V <sub>DD</sub> +0.3	V
Storage Temperature	T <sub>STG</sub>		-55 to +150	°C
Output Short Current	I <sub>SHT</sub>	Short to VDD or GND	35	mA
Power Dissipation	$P_{D}$		100	mW

# **RECOMMENDED OPERATING CONDITIONS**

	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Pov	ver supply voltage	$V_{DD}$	_	+2.7	+3.6	+5.5	V
Ope Ran	erating Temperature age	T <sub>OP</sub>	_	-30	_	+85	°C
	ut Clock Frequency viation	f <sub>CLK</sub>	An external clock is applied to X1	-0.1	_	+0.1	%
Inpi	ut Clock duty	DUTY	is applied to X1	40		60	%
X1,	X2 Load Capacitance	C1,C2	_	18	20	22	pF
SG	Bypass Capacitance	C3	SG - GND	1	_	_	
VD	D. Drimaga Canacitanas	C4	VDD - GND	10	_	_	μF
٧D	D Bypass Capacitance	C5	VDD - GND	0.1	_	_	
Dig	ital Input Rise Time	t <sub>IR</sub>	PD, READB, CSB,	_	_	50	no
Dig	ital Input Fall Time	t <sub>IF</sub>	ALE, WRB, D3 to D0	_	_	50	ns
Dig	ital Ouput Load	$C_{DL1}$	FXDO, CPDO, D3 to D0	_	_	40	nE
Cap	pacitance	C <sub>DL2</sub>	CLKO	_	_	20	pF
	Frequency Deviation		+25°C ±5°C	-100	_	+100	
Crystal	Temperature Characteristics	_	-30°C to +85°C	-100	_	+100	ppm
Cry	Equivalent Series Resistance		_			90	Ω
	Load Capacitance	_	_	_	16	_	pF

### **ELECTRICAL CHARACTERISTICS**

### **DC and Digital Interface Characteristics**

 $(V_{DD}=+2.7 \text{ to } +5.5 \text{ V}, \text{Ta}=-30 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	(	Condition		Typ.	Max.	Unit	
		$V_{\Gamma}$	$_{DD}$ =+2.7 to +5.5V		_	9.0		
Power Supply	$I_{DD1}$	Operat	ting V <sub>DD</sub> =+3V	_	4.0	_	mΑ	
Current		Mod	$V_{DD}=+5V$	_	5.0	_		
	$I_{DD2}$	Power Down Mode		_	1	40	μΑ	
Digital Input Voltage	$V_{IH}$			$0.7V_{DD}$	_	$V_{DD}$	V	
Digital iliput voltage	$V_{IL}$		_	0.0	_	$0.3V_{DD}$		
Digital Input Current	I <sub>IH</sub>		$VI = V_{DD}$	-10	0	10		
Digital input Cultent	I <sub>IL</sub>	VI = 0V		-10	0	10	μΑ	
	$V_{OH}$	Other	$I_{OH} = -100 \mu A$	V <sub>DD</sub> - 0.2	V <sub>DD</sub> - 0.06	$V_{DD}$		
Digital Output	$V_{OL}$	than CLK0	$I_{OL} = 100 \mu$ A	0.0	0.06	0.2	V	
Voltage	$V_{OHCK}$	CLVO	CLKO, CL ≤ 20pF		_	$V_{DD}$	Î	
	$V_{OLCK}$	CLKO,	CL ≤ 20pr	0.0	_	0.5		
Analog Input Resistance	R <sub>IN</sub>	*1		_	10	_	МΩ	
Analog Output DC	$V_{SG}$	SG		V <sub>DD</sub> /2-0.1	V <sub>DD</sub> /2	$V_{DD}/2+0.1$	V	
Potential	$V_{AO}$	*2		_	V <sub>DD</sub> /2	_	)	
Analog Output Load Resistance	R <sub>OUT</sub>	*3		20			kΩ	

<sup>\*1</sup> DTRIM, DTRIP, CPAI, DTAI, FXDIM, CPDIP, CPDIM

### **AC CHARACTERISTICS**

### **AC Characteristics 1 DTMF Signal Generator**

 $(V_{DD}=+2.7 \text{ to } +5.5 \text{ V}, \text{Ta}=-30 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Co	ondition	Min.	Тур.	Max.	Unit
DTMF Tone	$V_{DTTL}$		Low Group Tone	-10.5	-9.0	-7.5	dBm
Transmit Amplitude	$V_{DTTH}$		High Group Tone	-8.5	-7.0	-5.5	*1
Tone Transmit Amplitude Ratio	$V_{DTDF}$	Measured	V <sub>DTTH</sub> - V <sub>DTTL</sub>	1.0	2.0	3.0	dB
Tone Frequency Accuracy	f <sub>DDT</sub>	at DTGO	To Nominal Frequency	-1.5	_	+1.5	%
Total Harmonic Distortion	THD <sub>DT</sub>		Harmonics - Fundamental	_	-40	-23	dB
	$V_{S1}$	With	4kHz to 8kHz	_	P - 51	P - 20	
	$V_{S2}$	respect to	8kHz to 12kHz	_	P - 60	P - 40	
Out-of-Band Spurious	V <sub>S3</sub>	output signal level measured at DTGO	12kHz to each 4kHz band	_	P - 75	P - 60	dB

<sup>\*1 0</sup>dBm = 0.775 Vrms (For all AC characteristics)

<sup>\*2</sup> DTRIO, CPAO, CPTGO, DTGO, DTAO, FXDIO, CPDIO

<sup>\*3</sup> DTRIO, CPAO, CPTGO, DTGO, DTAO, FXDIO, CPDIO, SG

# AC Characteristics 2 Call Progress Tone (CPT) Generator


 $(V_{DD}$ =+2.7 to +5.5 V, Ta=-30 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Tone Transmit Amplitude	$V_{CPT}$	<del></del>	-4	-2.5	-1	dBm
Output Frequency	f <sub>CPT</sub>	<del></del>	380	400	420	Hz
Total Harmonic Distortion	THD <sub>CPT</sub>	Harmonics - Fundamental		-39	-23	dB

# AC Characteristics 3 Call Progress Tone (CPT) Detector

 $(V_{DD}$ =+2.7 to +5.5 V, Ta=-30 to +85°C)

				( - 00 1	,		,
Parameter	Symbol	Condition	on	Min.	Тур.	Max.	Unit
CPT Detect	$V_{DETCP}$	2.7V ≤	VDD ≤ 5.5V	-46	_	-6	
Amplitude	▼ DETCP	4.5V ≤	$VDD \le 5.5V$	-46	_	0	dBm
CPT Non-detect Amplitude	$V_{REJCP}$	$f_{in}$ = 350 to 450 Hz	at CPDIO	_	_	-60	d Billi
Time to Detect	t <sub>DETCP</sub>		Detect	30	_		ms
Time to Reject	t <sub>REJCP</sub>	See Figure 1.	Non-detect	_	_	10	1115
CPT Detect Delay Time	t <sub>DELCP</sub>			10	18	30	ms
CPT Detect Hold Time	t <sub>HOLCP</sub>			10	18	30	1115
CPT Detect Frequency	f <sub>DETCP</sub>	_		350	_	450	Hz
CPT Non-detect	f			530	_	_	Hz
Frequency	f <sub>RETCP</sub>	_				290	1 12



**Figure 1 CPT Detect Timing** 

# AC Characteristics 4 FAX Signal (FX) Detector

 $(V_{DD}$ =+2.7 to +5.5 V, Ta=-30 to +85°C)

Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit
FX Detect	$V_{DETFX}$	2.7V ≤ VD		-40	_	-6	
Amplitude	DETEX	4.5V ≤ VD	$D \le 5.5V$	<del>-4</del> 0		0	dBm
FX Non-detect Amplitude	$V_{REJFX}$	$f_{in}$ = 1280 to 1320 Hz at C	PDIO		1	-60	g 2
Time to Detect	t <sub>DETFX</sub>		Detect	65			
Time to Reject	t <sub>REJFX</sub>	See Figure 2.	Non-de tect			30	ms
FX Detect Delay Time	t <sub>DELFX</sub>			35	50	65	ms
FX Detect Hold Time	t <sub>HOLFX</sub>			35	50	65	1113
FX Detect Frequency	f <sub>DETFX</sub>	_		1280	_	1320	Hz
FX Non-detect	f			1380		_	Hz
Frequency	f <sub>RETFX</sub>			_	_	1200	112




Figure 2 FX Detect Timing

### **AC Characteristics 5 DTMF Receiver**

 $(V_{DD}=+2.7 \text{ to } +5.5 \text{ V}, \text{ Ta}=-30 \text{ to } +85^{\circ}\text{C})$ 

				(\	/ <sub>DD</sub> =+2./ t	o +5.5 V,	1a=-30 to	+85°C)
Parameter	Symbol		Condit	ion	Min.	Тур.	Max.	Unit
DTMF Detect	$V_{DETDT1}$		2.7V ≤	VDD ≤ 5.5V	-42	_	-10	
Amplitude	$V_{DETDT2}$		4.5V ≤	VDD ≤ 5.5V	-42	_	0	dBm
DTMF Non-detect Amplitude ル	$V_{REJFX}$	Per	Frequency at D	OTRIO	_	_	-60	dbiii
Detect Frequency	f <sub>DETDT</sub>				-1.8	_	+1.8	
Non-detect	f <sub>REJDT</sub>	To l	Nominal Frequ	ency	+3.8	_	_	%
Frequency	IREJDT				1	_	-3.8	
Level Twist	$V_{TWIST}$	VH	gh Group - VI	ow Group	-6.0		+6.0	dB
Noise to Signal Ratio	V <sub>NIS</sub>	N/S	(N: 0.3  to  3.4]	kHz)	_	-12	_	dB
Dial Tone Rejection Ratio	$V_{REJDT}$	360	to 440Hz		1	45	_	dB
Signal Repetition	t <sub>CYCDT0</sub>			DTTIM="1"	60	_	_	
Time	t <sub>CYCDT1</sub>			DTTIM="0"	90	_	_	
Time to Detect	t <sub>DETDT0</sub>		Detect	DTTIM="1"	35	_		
Time to Detect	t <sub>DETDT1</sub>		Betteet	DTTIM="0"	49	_		
Time to Reject	t <sub>REJDT0</sub>		Non-detect	DTTIM="1"	_	_	10	
	t <sub>REJDT1</sub>		Tron detect	DTTIM="0"			24	. ↓
Interdigit Pause	t <sub>POSDT0</sub>			DTTIM="1"	21	_		
Time	t <sub>POSDT1</sub>	*1		DTTIM="0"	30	_		
	t <sub>BRKDT10</sub>		SPB="1"	DTTIM="1"			0.4	_
Acceptable Drop	t <sub>BRKDT11</sub>		(Before output)	DTTIM="0"			0.4	_
Out Time	t <sub>BRKDT20</sub>		SPB="0"	DTTIM="1"		_	3	ms
	t <sub>BRKDT21</sub>		(During output)	DTTIM="0"		_	10	
	t <sub>DELDT0</sub>			DTTIM="1"	12	26	37	
Detect Delay Time	t <sub>DELDT1</sub>			DTTIM="0"	24	41	49	
Detect Hold Time	t <sub>HOLDT0</sub>			DTTIM="1"	15	20	27	
	t <sub>HOLDT1</sub>			DTTIM="0"	24	28	35	_
SPB Delay Time	t <sub>SP</sub>		D1	TTIM="1", "0"	0.2	0.6	1.0	

<sup>\*1</sup> See the figure 3 for timing.

The input level includes the entire range indicated in VDETDT1 and VDETDT2.

The input frequency includes the entire range indicated in fDETDT.

#### Timing When DTMF is received




Figure 3 Timing When DTMF is Received

 $t_{\mbox{\scriptsize DETDT}}$  : Time to Detect

When Time to Detect is the specified value of t<sub>DETDT</sub> or more, the DTMF signal is normally received.

t<sub>REJDT</sub>: Time to Reject

When Time to Reject is the specified value of  $t_{REJDT}$  or less,

the input signal is ignored and the SPB and DTMF receive data are not output.

 $t_{\text{POSDT}}$ : Interdigit Pause

When there is no input signal for the period of  $t_{POSDT}$  or more, the DTMF receive data and SPB are reset.

Even if the receive data is changed, when Interdigit Pause Time is the value of t<sub>POSDT</sub> or less (including the change without Drop Out), SPB remains at "0" and the DTMF receive data may maintain its initial value.

t<sub>BRKDT1</sub>: Acceptable Drop Out Time 1

Acceptable Drop Out Time 1 is applied between when the input signal comes and when SPB becomes "0".

Even if there is no input signal for the period of tBRKDT1 or less,

the SPB and DTMF receive data are normally output.

t<sub>BRKDT2</sub>: Acceptable Drop Out Time 2

Acceptable Drop Out Time 2 is applied when SPB is "0" (when receive data is output). Even if there is no input signal during signal reception for the period of  $t_{BRKDT2}$  or less, SPB and DTMF receive data are not reset.

t<sub>CYCDT</sub>: Signal Repetition Time

Signal Repetition Time should be the specified value

of t<sub>CYCDT</sub> or more so that a signal is normally received.

t<sub>DELDT</sub>: Detect Delay Time

The DTMF receive data is output with a delay of the specified value

of t<sub>DELDT</sub> after the input signal appears.

 $t_{\mbox{\scriptsize HOLDT}}$  : Detect Hold Time

The SPB and DTMF receive data outputs stop with a delay of the specified value of t<sub>HOLDT</sub> after the input signal disappears.

t<sub>SP</sub>: SPB Delay Time

The SPB data is output with a delay of the specified value

of t<sub>SP</sub> after the DTMF receive data is output.

The DTMF receive data should be latched after detecting the fall of SPB.

# **Processor Interface Charactceristics (Intel Processor Mode)**

 $(V_{DD}=+2.7 \text{ to } +5.5 \text{ V}, \text{Ta}=-30 \text{ to } +85^{\circ}\text{C})$ 

Darameter	Cumbal	( 55		Tun		
Parameter Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Address Data Setup Time	$t_AL$		80	_		ns
Address Data Hold Time	$t_LA$		30			ns
ALE Signal Time	$t_LL$		80			ns
Chip Select Setup Time before Read	t <sub>CRS</sub>		30			ns
Chip Select Hold Time after Read	t <sub>CRH</sub>		30			ns
READB Data Output Delay Time	t <sub>RD</sub>	$VOL \le 0.4 \text{ V}, \text{ VOH} \ge \text{VDD} - 0.4 \text{ V}$	0	90	180	ns
Data Float Time after Read	$t_{RDF}$	<del>_</del>	5	37	60	ns
READB Signal Time	$t_{RW}$	<del></del>	200	_	_	ns
Chip Select Setup Time before Write	t <sub>cws</sub>		30	_		ns
Chip Select Hold Time after Write	t <sub>CWH</sub>		30			ns
WRB Signal Time	t <sub>ww</sub>		140		1	ns
Data Setup Time before Write	$t_{DW}$	_	80	_	_	ns
Data Hold Time	t <sub>WD</sub>	_	30	—	_	ns




Figure 4 Processor Interface Timing (Intel Processor Mode: PTYPE="1")

### **Processor Interface Characteristics (Motorola Processor Mode)**

 $(V_{DD}$ =+2.7 to +5.5 V, Ta=-30 to +85°C)

Pai	rameter	Symbol		Condition	Min.	Тур.	Max.	Unit
READB S	READB Signal Period			_	1	_	_	μS
READB S	ignal Pulse	t <sub>HI</sub>		"H" period	200	_	_	
Width		t <sub>LO</sub>		"L" period	200	_		
ALE	SETUP Time	t <sub>AS</sub>		ALE→READB	80	_		
ALE	HOLD Time	t <sub>AH</sub>		READB→ALE	20	_		
CSB	SETUP Time	t <sub>CS</sub>		CSB→READB	80	_		
СЗБ	HOLD Time	t <sub>CH</sub>	See	READB→CSB	20	_		
WRB	SETUP Time	t <sub>WRS</sub>	Figure 5	WRB→READB	80	_		
WKD	HOLD Time	t <sub>WRH</sub>	riguic 3	READB→WRB	20	_		ns
D3.to D0	SETUP Time	t <sub>DWS</sub>		D3 to D0→READB	80	_		
(Write)	HOLD Time	$t_{DWH}$		READB→D3 to D0	30	_		
				READB→D3 to D0				
D3 to D0	Delay Time	t <sub>DRD</sub>		$VOL \le 0.4 \text{ V},$	0	90	180	
(Read)				$VOH \ge VDD - 0.4 V$				
	Hold Time	t <sub>DRH</sub>		D3 to D0→READB	5	37	60	




Figure 5 Processor Interface Timing (Motorola Processor Mode)

#### REGISTER DESCRIPTION

#### **Register Interface Description**

The ML7005 contains a 4-bit DTMF transmit data register (DTMFT), a 4-bit DTMF receive data register (DTMFR), a 4-bit control register (CR), and a 4-bit status register (STR).

The DTMFT and CR registers are for Write-only and the DTMFR and STR registers are for Read-only.

When the PTYPE pin is "1", accessing the registers is possible in the Intel processor mode.

When the PTYPE pin is "0", accessing the registers is possible in the Motorola processor mode.

In the Intel processor mode (PTYPE="1"), when CSB is "0", data can be written to the DTMFT and CR registers by fetching data from D3 to D0 at the rising edge of the WRB signal.

When CSB is "0", the contents of DTMFR and STR can be transferred to D3 to D0 by setting READB to "0". In the Motorola processor mode (PTYPE="0"), when CSB and WRB are "0", data can be written to the DTMFT and CR registers by fetching D3 to D0 data and ALE at the falling edge of READB.

When CSB is "0" and WRB is "1", the contents of DTMFR and STR are transferred to D3 to D0 by latching ALE at the rising edge of READB.

When the PD pin is set to "1" the DTMFT and CR registers are reset.

**Table 1 Outline of Registers** 

Register name	Accessing (address) processor	in Intel	Accessing in Motorola processor mode		Description
	D1	D0	ALE	WRB	
DTMFT	0	0	0	0	Writing to DTMFT
DTMFR	0	1	0	1	Reading from DTMFR
CR	1	0	1	0	Writing to CR
STR	1	1	1	1	Reading from STR

Note: The contents of the DTMFT and CR registers cannot be read.

**Table 2 Register Names** 

Register name	D3	D2	D1	D0
DTMFT	DTT3	DTT2	DTT1	DTT0
DTMFR	DTR3	DTR2	DTR1	DTR0
CR	CPGC	DTTIM	D0EN	MFC
STR	SPB	FXDR	CPDR	DETF

# **DTMFT and DTMFR Registers**

16 kinds of DTMF transmit signals can be determined by setting the DTMFT register.

16 kinds of DTMF receive signals can be monitored from the DTMFR register.

The table 3 shows the DTMF signal codes.

Even if the DTMF transmit code is changed while the DTMF signal is being transmitted (MFC="1"), the output frequency is not changed.

**Table 3 DTMF Signal Code List** 

DTT3 DTR3	DTT2 DTR2	DTT1 DTR1	DTT0 DTR0	DIGIT	Low group signal (Hz)	High group signal (Hz)
0	0	0	1	1	697	1209
0	0	1	0	2	697	1336
0	0	1	1	3	697	1477
0	1	0	0	4	770	1209
0	1	0	1	5	770	1336
0	1	1	0	6	770	1477
0	1	1	1	7	852	1209
1	0	0	0	8	852	1336
1	0	0	1	9	852	1477
1	0	1	0	0	941	1336
1	0	1	1	*	941	1209
1	1	0	0	#	941	1477
1	1	0	1	Α	697	1633
1	1	1	0	В	770	1633
1	1	1	1	С	852	1633
0	0	0	0	D	941	1633

# **Control Register CR**

D3	D2	D1	D0		
CPGC	DTTIM	D0EN	MFC		

Bit No.	Name	Description
		This bit is used to control the ON/OFF of call progress tone transmitting.
D3	CPGC	"0": The GPTGO output is OFF and the SG level is output.
		"1": The GPTGO output is ON and CPT is output.
		This bit is used to control the detect time of DTMF receiver.
		"0" : Normal detect
D2	DTTIM	"1" : High-speed detect
		When there is enough time, set to the normal detect mode (DTTIM = "0") because the
		high-speed detect mode sometimes causes erroneous detection by noise or voice signal.
		This bit is used to control the call progress tone detector and FX detector.
		"0": The CPDO and FXDO output pins
D1	D0EN	and CPDR and FXDR registers are fixed to "0".
		"1": The CPDO and FXDO output pins
		and CPDR and FXDR registers become valid.
		This bit is used to control the ON/OFF of DTMF transmit output.
D0	MFC	"0": The DTGO output is OFF and the SG level is output.
		"1": The DTGO output is ON and the DTMF signal is output.

# Status Register STR

D3	D2	D1	D0
SPB	FXDR	CPDR	DETF

Bit No.	Name	Description
D3	SPB	This bit is used to indicate whether the DTMF receive signal is being received.  "0": Indicates that the valid DTMF signal is being received.  "1": Indicates that the DTMF signal is not being received.
D2	FXDR	This bit is used to indicate whether the FAX signal (FX) is being received.  "0": Indicates that the FAX signal (FX) is not being received.  "1": Indicates that the valid FAX signal (FX: 1300 Hz) is being received.  When a call progress tone is received (CPDO="1"), this bit is forced to be "0".  When the DOEN register is "0", this bit also is fixed at "0". This bit has the same unction as that of the FXDO.
D1	CPDR	This bit is used to indicate whether the call progress tone is being received.  "0": Indicates that the call progress tone is not being received.  "1": Indicates that the valid call progress tone (400 Hz) is being received.  When the DOEN register is "0", this bit is fixed at "0". This bit has the same function as that of the CPDO pin.
D0	DETF	This is a flag to indicate that a detector has changed its status from a non-detect state to a detect state.  This bit is "1" when:  (1) SPB is changed from "1" to "0",  (2) FXDR is changed from "0" to "1", or  (3) CPDR is changed from "0" to "1".  This bit remains "0" even if a 1300 Hz or 400 Hz signal is input, because the FXDR and CPDR are fixed at "0" when the DOEN regsiter is "0".  When the processor has read the status register, this bit is reset to "0".  When the processor does not read the status register after a signal is detected, this bit is "0" after the detected signal disappears.

#### **FUNCTIONAL DESCRIPTION**

#### **Oscillation Circuit**

The X1 and X2 should be connected by a 3.579545 MHz crystal.

When the load capacitance of the crystal is 16pF, X1 and GND should be connected by a 20 pF capacitor, and X2 and GND also should be connected by a 20 pF capacitor.

If necessary, an external clock should be input to X1 via a 1000 pF capacitor, and X2 should be left open.




Figure 6 Crystal Connection

**Figure 7 External Clock Connection** 

#### **DTMF Receiver, CPT Detector Input Level Adjustment**

Adjust the input level according to the method shown in the figure 8.

Determine the value of a usable resistor so that the levels of the outputs (DTIO, CPDIO) of each amplifier at a maximum input level are less than the maximum detect level described in the AC Characteristics.




Figure 8 DTMF, CPT Input Level Adjustment

### **FX Detector Input Level Adjustment**

Adjust the input level according to the method shown in the figure 9.

Determine the value of a usable resistor so that the output level of FXDIO is less than the maximum detect level described in the AC Characteristics.




Figure 9 FX Input Level Adjustment

### Processing the Input Pin when the DTMF Receiver and CPT Detector are not Used

Process the Input pin according to the method shown in the figure 10.




Figure 10 Processing the Unused Input Pin

#### **Adjusting the Analog Output Level**

Adjust the analog output level according to the method shown in the figure 11.

 $R_I/R_H \le 1.6$  is always required when  $V_{DD} \ge 4.5$  V.

In the case of  $R_I/R_H > 1$ , if  $R_I/R_H = A$ , the maximum analog output load resistance is 20\*A (k $\Omega$ ).

If  $V_{DD}$  is less than 4.5 V,  $R_I/R_H \le 1$  is required.




Figure 11 Analog Output Level Adjustment

### **Concurrent Operation of 4 Functions**

The DTMF signal generator, DTMF signal detector, call progress tone generator, and call progress tone detector can operate concurrently.

When both the DTMF signal generator and call progress tone generator operate concurrently, the DTMF signal sometimes cannot be detected if the receive level of the DTMF signal is less than -36 dBm.


# **Register Settings for Each Mode**

An example of register settings for each mode is shown below.

**Table 4 Register Setting** 

Mode			Address in Intel processor mode Motorola		D3	D2	D1	D0	Active register	
		D1	D0	ALE	WRB					
	(1) Wait until power supply is stabilized	_	_	_	_	_	_	_	_	_
Power	(2) PD pin = "1" (internal circuit is reset)		_	_		—	_	—	—	
ON	(3) Wait 200 μs or more						_			
	(4) PD pin = "0"				_	_	_	_		
	(5) CR setting	1	0	1	0	Χ	Χ	Χ	Χ	CR
	(1) Detect timing setting	1	0	1	0	0	1	0	0	CR
	(2) STR monitoring (when not detected)	1	1	1	1	1	0	0	0	STR
DTMF	(3) STR monitoring (when detected)	1	1	1	1	0	0	0	1	STR
Detect (High	(4) DTMF receive data reading	0	1	0	1	Х	Х	Х	Х	DTMFR
Speed)	(5) STR monitoring (when detected and after reading STR)	1	1	1	1	0	0	0	0	STR
	(6) STR monitoring (after making the input signal OFF)	1	1	1	1	1	0	0	0	STR
	(1) CPT detect enable setting	1	0	1	0	0	0	1	0	CR
CPT	(2) STR monitoring (when not detected)	1	1	1	1	1	0	0	0	STR
Detect	(3) STR monitoring (when detected)	1	1	1	1	1	0	1	1	STR
	(4) STR monitoring (when detected and after reading STR)	1	1	1	1	1	0	1	0	STR
	(1) DTMF transmit data setting	0	0	0	0	Х	Х	Х	Х	DTMFT
DTMF Transmit	(2) DTMF transmit ON	1	0	1	0	0	0	0	1	CR
	(3) Wait transmit ON time					_	_	_	_	
	(4) DTMF transmit OFF	1	0	1	0	0	0	0	0	CR
	(5) Wait transmit OFF time	_	_	_	_	_	_	_	_	
	(6) To transmit next data, return to (1)	_	_	_	_	_	_	_	_	_
CPT	(1) CPT transmit ON	1	0	1	0	1	0	0	0	CR
Transmit	(2) Wait transmit ON time		_	_	_	_	_	_	_	
	(3) CPT transmit OFF	1	0	1	0	0	0	0	0	CR


### **APPLICATION CIRCUIT EXAMPLE**



Note:  $\bigvee$  indicates connection to the SG pin.

#### PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code, and desired mounting conditions (reflow method, temperature and times).

# **REVISION HISTORY**

Dogument		Pa	ge	
Document No.	Date	Previous Edition	Current Edition	Description
FEDL7005-01	2011.10.18	_	-	Issue of the LAPIS Semiconductor revision

#### NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2011 LAPIS Semiconductor Co., Ltd.